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Realizing an optimal Schottky interface of graphene on Si is challenging, as the electrical transport strongly
depends on the graphene quality and the fabrication processes. Such interfaces are of increasing research
interest for integration in diverse electronic devices as they are thermally and chemically stable in all envi-
ronments, unlike standard metal/semiconductor interfaces. We fabricate such interfaces with n-type Si at
ambient conditions and find their electrical characteristics to be highly rectifying, with minimal reverse leak-
age current (<10−10 A) and rectification of more than 106. We extract Schottky barrier height of 0.69 eV for
the exfoliated graphene and 0.83 eV for the CVD graphene devices at room temperature. The temperature
dependent electrical characteristics suggest the influence of inhomogeneities at the graphene/n-Si interface.
A quantitative analysis of the inhomogeneity in Schottky barrier heights is presented using the potential
fluctuation model proposed by Werner and Gu¨ttler.
I. INTRODUCTION
Schottky interfaces between graphene (Gr) and semi-
conductors are relevant for future applications in elec-
tronic devices such as solar cells, high speed logic gates,
photodetectors, three-terminal transistors, hot electron
based devices etc.1–6. A key requisite is to fabricate such
Schottky interfaces with low leakage current in reverse
bias and a high current in forward bias in order to obtain
stable and highly rectifying diodes7,8. Recently, a three-
terminal “graphene-barristor” was demonstrated based
on tunable Schottky barrier across electrostatically gated
Gr/Si interface1, using large area chemical vapor depo-
sition (CVD) grown graphene. Although CVD graphene
interfaces are found to have an advantage over their ex-
foliated counterparts due to their large area and easier
fabrication methods, Gr/Si Schottky interfaces using ex-
foliated graphene have also been fabricated3. Usually for
both types of interfaces made by either exfoliated or CVD
graphene, the rectification, which is the ratio between
forward saturation current and reverse saturation current
(IFS/IRS) is reported to be quite low (∼103) and accom-
panied by a large ideality factor, η of ∼5 to ∼33, primar-
ily in exfoliated graphene diodes at room temperature3.
Such a low value of the rectification can arise due to the
weak bonding between graphene and Si during fabrica-
tion causing high reverse leakage current and reducing
the diode quality.
In this work, we demonstrate highly-rectifying Gr/Si
interfaces using both exfoliated and large area CVD
graphene on n-type Si with a doping concentration Nd =
1015 cm−3 and compare their electrical transport. We
analyse the temperature dependence of the diode charac-
teristics and find that features in the forward bias regime
can be associated with inhomogeneities at the Gr/n-Si in-
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FIG. 1. (a-1) Graphene flake on the SiO2 surface. (a-2)
The flake is connected by Cr/Au contacts. (a-3) The device
after etching of the SiO2 underneath of the graphene. (b)
Scanning electron micrograph (SEM) of a typical exfoliated-
Gr/Si device (false color).
terfaces arising due to potential fluctuations in graphene
because of ripples9, relatively high conduction at the edge
and graphene grain boundaries10. An understanding of
the temperature dependence of transport for both types
of Gr/n-Si interface will be important for their imple-
mentation in diverse electronic devices.
II. RESULTS AND DISCUSSION
For the exfoliated-Gr/Si device, the graphene flake
is exfoliated on top of a n-Si/SiO2 (300 nm) sub-
strate as shown in Fig. 1(a-1) and is clamped by two
Cr(6 nm)/Au(35 nm) contacts on the sides of the flake
[Fig. 1(a-2)] using e-beam lithography followed by de-
position using e-beam evaporation. A second lithogra-
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FIG. 2. (a) Optical image of the transferred CVD graphene
on the patterned substrate and the zoomed view of one such
device. (b-1) Different device areas are defined by e-beam
lithography and etched in oxygen plasma. (b-2) Another layer
of resist is added on top where the contact areas are defined
and (b-3) then Ti/Au contacts are evaporated.
phy step opens up a window in the PMMA mask in
between the two electrodes. The substrate with the
clamped graphene layer is then dipped in buffered hy-
drofluoric acid (BHF) to remove the 300 nm of SiO2,
followed by immersing it in deionized (DI) water. This
leads to a contact between the Si surface and the clamped
graphene when the substrate is taken out of the DI water
and left to dry. We noticed that the graphene flake be-
comes non-suspended and forms a robust contact with Si
when the electrode separation is more than 2 µm and can
withstand further cleaning of the PMMA by hot acetone
and isopropanol as shown in Fig. 1(a-3) and Fig. 1(b).
Fig. 1(b) represents the scanning electron microscopy im-
age of a typical Gr/Si interface taken at 70◦ angle with
respect to the surface of the substrate.
The CVD-Gr/Si diodes are fabricated by a different
approach using a polydimethylsiloxane (PDMS) stamp
to transfer graphene from Cu foil11 onto a patterned
substrate. The Cu foil is etched away in FeCl3 aque-
ous solution, leaving the graphene on a PDMS-stamp
support. Using e-beam lithography, we pattern circu-
lar areas in PMMA mask on a Si/SiO2 substrate and
etch SiO2 in BHF. After removing the PMMA mask, the
substrate is submerged in 1% hydrofluoric acid (HF) for
H-termination followed by the transfer of CVD graphene
using the PDMS stamp (shown in Fig. 2(a)). Subse-
quently, the graphene in between the different diode areas
is disconnected by oxygen plasma etching [see Fig. 2(b-
1)] and then Ti (6 nm) and Au (35 nm) are deposited
[see Fig. 2(b-2) and (b-3)] to contact graphene.
Figure 3(a) represents the two-terminal electrical I-
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FIG. 3. (a) The fabricated device schematic for a two-
terminal electrical I-V measurement. (b, c) The I-V charac-
teristics of the exfoliated-graphene device (b) and the CVD-
graphene device (c) are measured at room temperature. The
straight lines are fitted using the thermionic emission equa-
tion.
V measurement schematic. The measurements are per-
formed in dark using a variable temperature cryostat.
The room temperature (RT) diode characteristics of the
exfoliated Gr/Si interface show low reverse leakage cur-
rent (<10−10 A) [see Fig. 3(b)]. The forward current is
measured to be >10−4 A at 1 V for an optimized diode,
with a large linear region as can be seen in the log(I)-V
plot, and a rectification of IFS/IRS > 10
6 at RT. From
the I-V characteristics of CVD Gr/Si interface, the for-
ward saturated current is measured to be >10−6 A at
1.5 V [see Fig. 3(c)] whereas the reverse saturation cur-
rent is similar to that of the exfoliated device. Although
the interface area between CVD-graphene and Si is much
larger (∼1250 µm2) than between the exfoliated graphene
and Si (∼10.7 µm2) as determined from the atomic force
microscopy image of respective devices, the forward sat-
urated current is lower. This can be explained by the
lower transport quality of the CVD-graphene itself and
by the Gr/Si interface which is cleaner for the exfoliated
graphene. We must note that the CVD-graphene devices
were annealed overnight at 150◦ C to remove the contam-
inants and to improve the diode quality as all fabrication
steps were done subsequent to the Gr/Si interface forma-
tion unlike in the case for exfoliated graphene devices.
The zero-bias Schottky barrier height (SBH), φb0, and
the ideality factor, η at RT, are extracted for both diodes
using thermionic emission (TE) theory according to the
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FIG. 4. (a, c) Temperature dependent I-V measurements of the devices with exfoliated graphene (a) and CVD graphene (c)
respectively. The solid lines are the linear fits using the thermionic emission equation. (b, d) Variation of the ideality factor
(η) and zero-bias barrier height (φb0) with temperatures for exfoliated (b) and CVD graphene (d) devices respectively.
following equation
I = A∗∗AT 2 exp
(
− qφb0
kBT
)[
exp
(
qV
ηkBT
)
− 1
]
, (1)
where q is the electronic charge, kB is the Boltzmann
constant, A is the Gr/Si interface area, T is the temper-
ature, A∗∗ is the effective Richardson constant which is
110 A cm−2 K−2 for an n-type Si(100) substrate. Ex-
tracted φb0 and η are 0.69 ± 0.01 eV and 1.46 ± 0.04 for
the exfoliated-graphene [see Fig. 3(b)] and 0.83 ± 0.02
eV and 2.53 ± 0.09 for the CVD-graphene [see Fig. 3(c)]
devices respectively. The ideality factor, η, is a quan-
tity which determines the quality of the diode and can
be written as, η = qkBT
I
∂I
∂V
. An ideal diode (η=1) repre-
sents purely TE process. In general, the Schottky bar-
rier height represents the difference between the graphene
work function (WGr) and the electron affinity of Si (χ)
i.e., WGr - χ = (4.8 - 4.05) eV = 0.75 eV
2. We note
however that the work function of graphene is reported
to vary from 4.4 to 4.8 eV (Refs. 12 and 13) due to un-
intentional doping of graphene, thus leading to a wide
distribution of SBH at different Gr/n-Si interfaces. Fur-
ther, the presence of a thin layer of oxide at the inter-
face during fabrication can result in an incomplete hy-
drogen passivation of the Si surface, creating interface
states and dipoles with graphene. These result in an ide-
ality factor greater than unity and a modification of the
Schottky barrier14, φb0 = WGr - χ + qVint, where Vint
is the voltage drop due to interface dipoles. The dif-
ference in the barrier height and the ideality factor for
the exfoliated-graphene and CVD-graphene devices are
due to differences in the fabrication processes in addition
to the differences in graphene quality which in princi-
ple can change the interface dipoles. To compare the
quality of the graphene in our devices, we additionally
fabricate graphene field effect transistors (FETs) on sim-
ilar n-Si/SiO2 substrates. We extract typical mobilities
(µ) at room temperature to be around 2200 cm2V−1s−1
for exfoliated graphene and around 300 cm2V−1s−1 for
CVD-graphene respectively at similar charge carrier den-
sities of 4×1012 cm−2 for both and find them to be p-
doped. We note that exfoliated graphene has better mo-
bility (µ = σ/nq) associated with high conductivity (σ)
than CVD-graphene for similar carrier densities.
In case of a non-ideal diode (η>1), there might be im-
age force lowering of the barrier along with other trans-
port channels such as thermionic field emission (TFE)
and direct tunneling in addition to TE, which will mod-
ify the barrier height. As the doping concentration of n-Si
is 1015 cm−3, we can safely rule out direct tunneling, as
the calculated width of the depletion layer, Wd (>1 µm)
is too large at RT15. For a better understanding of the
transport characteristics, we also perform temperature
dependence of I-V for both diodes.
The I-V characteristics of the exfoliated Gr/n-Si Schot-
tky diode in the temperature range 80 - 300 K is shown
4in Fig. 4(a). The forward bias log(I)-V plots show a clear
linear regime for the entire temperature range. A gradual
increase of the onset voltage (≈ forward-voltage at which
the current starts to increase sharply) is observed from
∼0.1 V (300 K) to ∼0.8 V (80 K) with a decrease in tem-
perature. This is because of the decrease in the thermal
energy (kBT) of electrons [from 26 meV (at 300 K) to 7
meV (at 80 K)]. The values of φb0 and η are extracted by
fitting the linear part of the forward current (by Eq. 1)
for all temperatures and plotted as a function of tem-
perature in Fig. 4(b). With decreasing temperature, the
extracted ideality factor is found to increase (from 1.54 to
3.66), while the zero-bias barrier height decreases (from
0.69 to 0.34 eV).
Similar measurements are also obtained for CVD
Gr/n-Si device and are plotted in Fig. 4(c). Here too,
we observe a gradual shift in the onset voltage towards
higher bias when lowering the temperature which is con-
sistent with the decrease in thermal energy of the elec-
trons. However, the forward saturation current is now
limited by the graphene quality and the quality of the
Gr/Si interface as compared to the exfoliated graphene
devices. A linear fit can be done for only few measure-
ment points. The extracted φb0 and η are plotted in
Fig. 4(d) as a function of temperature. A similar trend
as observed for exfoliated graphene device is found here
with η increasing from 2.61 to 4.24 and φb0 decreasing
from 0.83 to 0.42 eV upon decreasing temperature. The
above results can be understood by considering the cur-
rent transport across the Gr/n-Si interface to be a tem-
perature activated process. At low temperatures, for in-
homogeneous Gr/Si interfaces, transport is dominated
by the low Schottky barrier patches while with increasing
temperature, more electrons have sufficient energy to sur-
mount the higher barriers and the extracted effective bar-
rier increases. Although reports of such temperature de-
pendence of φb0 and η exist in other metal/semiconductor
(M/S) interfaces15–17, no clear explanation other than
the consideration of an inhomogeneous distribution of
barrier heights has been proposed18. For Gr/Si inter-
faces, inhomogeneity in barrier heights arise due to lo-
cal modification of graphene work function by the non-
uniform interface charge distribution caused by unavoid-
able potential fluctuations due to ripples9 and/or forma-
tion of graphene grain boundaries10 etc.
A quantitative analysis of the mean barrier heights are
further estimated by the Werner-Gu¨ttler model19, which
takes into account the inhomogeneous distribution of the
measured zero-bias barrier height, φb0. According to the
model, the Gaussian distribution of φb0 yields the follow-
ing equation
φb0 = φ¯bm − qσs
2
2kBT
, (2)
where φ¯bm is the mean barrier height, and σs is the stan-
dard deviation of the barrier distribution. A plot of φb0
vs. q2kBT therefore should yield a straight line with an
intercept and a slope corresponding to φ¯bm and σs
2 re-
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FIG. 5. Zero-bias barrier height and the ideality factor versus
1/2kBT curves for exfoliated-graphene/Si Schottky diode (a)
and CVD-graphene/Si Schottky diode (b), respectively. Fits
show two clearly observable temperature dependent regimes
(I and II) for both diodes.
spectively. The corresponding temperature dependence
of the ideality factor, η becomes19
1
η
− 1 = ρ2 − qρ3
2kBT
, (3)
where ρ2 (dimensionless) and ρ3 are temperature inde-
pendent voltage coefficients which quantify the voltage
deformation of the barrier height distribution. Similarly,
the plot of ( 1η − 1) vs. q2kBT should show a linear depen-
dence with an intercept and a slope which depend on the
voltage coefficients ρ2 and ρ3 respectively.
Figure 5 presents a combined plot of ( 1η − 1) on the
left y-axis and φb0 on the right y-axis vs.
q
2kBT
as com-
mon the x-axis. As can be seen from figure 5, the linear
dependence according to equations (2) and (3) has two
distinct temperature regimes (I and II) for both graphene
diodes. The values obtained for φ¯bm and σs after fitting
by equation (2) are summarized in table I.
The standard deviation, σs, is a measure of the bar-
rier inhomogeneity; a large value of σs corresponds to a
more inhomogeneous distribution of the Schottky barrier
heights. The values of σs are significant compared to the
φ¯bm, which indicates strong inhomogeneities at both the
interfaces and relatively larger inhomogeneities for the
diode with CVD graphene than exfoliated graphene, as
expected. Most importantly, φ¯bm and σs are smaller in
5TABLE I. Extracted fit parameters from Fig. 5 for both diodes
of exfoliated (Ex.) and CVD graphene.
φ¯bm (eV) σs (meV) ρ2 ρ3 (meV)
Ex.
I 0.85± 0.04 93± 6 -0.16± 0.04 10.7± 0.6
II 0.66± 0.03 66± 4 -0.45± 0.05 3.9± 0.4
CVD
I 1.03± 0.06 103± 7 -0.56± 0.05 3.3± 0.3
II 0.76± 0.04 69± 5 -0.64± 0.06 1.8± 0.2
regime-II than regime-I, which indicate the stabilization
of the potential fluctuation at low temperatures. Fur-
thermore, we analyze the temperature dependence of the
ideality factor using equation (3) and calculate the volt-
age coefficients ρ2 and ρ3, which are also summarized in
table I.
The linear dependence of the experimental results with
the potential fluctuation model in two different tempera-
ture regimes suggests a broad distribution of the Schottky
barrier heights in both cases.
III. CONCLUSIONS
Realization of an optimal Schottky interface for
graphene on Si is quite challenging as the barrier height
strongly depends on the graphene quality and the fabri-
cation processes employed. Such interfaces, unlike other
M/S interfaces are found to be thermally and chemically
stable in all environments3,4 and are relatively easy to
fabricate. Gr/Si interfaces are, thus, of increasing re-
search interest for integration in future electronic de-
vices. We successfully fabricate such interfaces at am-
bient conditions and find the electrical characteristics
for both exfoliated and CVD graphene devices, to be
highly rectifying, with minimal reverse leakage current
and rectification of more than 106 for the exfoliated de-
vice. Although the exfoliated graphene device shows a
larger current density in the forward bias as compared
to the CVD graphene device, a temperature dependent
analysis of the electrical characteristics for both the de-
vices show a decrease in barrier height and increase in
ideality factor at low temperature. This indicates the
presence of inhomogeneities at the Gr/n-Si interface due
to ripples9, relatively high conduction at the edge and
graphene grain boundaries10 etc., which are difficult to
control during the fabrication process. The induced elec-
tric field in monolayer graphene at a Gr/Si interface is
virtually unscreened (the screening length in graphite is
about ≈ 0.5 nm)20, unlike the case for standard M/S
interfaces, and opens further prospects in utilizing such
interfaces in diverse electronic devices.
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